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Abstract—A critical issue in the use of TCAMs for packet
classification is how to efficiently represent rules with ranges,
known as range matching. A range-matching ternary content
addressable memory (RM-TCAM) including a highly functional
range-matching cell (RMC) is presented in this paper. By offering
various range operators, the RM-TCAM can reduce storage
expansion ratio from 4.21 to 1.01 compared with conventional
TCAMs, under real-world packet classification rule sets, which
results in reduced power consumption and die area. A new pre-dis-
charging match-line scheme is used to realize high-speed searching
in a dynamic match-line structure. An additional charge-recycling
driver further reduces the power consumption of search lines.
Simulation results of a 256 64-bit range-matching TCAM, when
implemented in the 0.13- m CMOS technology, achieves a 1.99-ns
search time with an energy efficiency of 1.26 fJ/bit/search. While a
TCAM including range encoding approach requires an additional
SRAM or DRAM, the RM-TCAM can improve storage efficiency
without any extra components as well as reduce the die area.
Index Terms—Content addressable memory (CAM), dynamic
match-line scheme, packet classification, range matching cell.
I. INTRODUCTION
A S NETWORK transmission rates grow rapidly andcomplicated packet filtering is required to guarantee
the quality of services (QoS), packet classification becomes a
critical operation in networking devices such as routers [1],
[2] and network intrusion detection systems (NIDS) [3]. In
a typical Layer-4 switching application on IPv4, a packet
classification rule is generally composed of the following
five fields: 1) source IP address; 2) destination IP address; 3)
source port; 4) destination port; and 5) protocol number, as
shown in Table I. Generally, packet classification requires a
longest prefix matching for the IP address field and a range
matching for the TCP port field. Many software-based methods,
including hierarchical tries and heuristic algorithms [4], have
been proposed to support these various matching operations.
However, software-based implementations of range matching
have difficulty in keeping up with the speed requirement of the
high-speed networks, such as SONET OC-768 (40 Gbps).
A content-addressable memory (CAM) [5], [6] is a more vi-
able approach to the packet classification in high-speed net-
work applications. To provide longest prefix matching and range
matching, ternary CAM (TCAM) is widely employed rather
than binary CAM. However, TCAMs have a serious limitation
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TABLE I
AN EXAMPLE OF PACKET CLASSIFICATION RULES
(‘X’ MEANS A DON’T CARE BYTE)
Fig. 1. Range mapping of the range 1024-65535 on a conventional TCAM and
on a range-matching TCAM.
in range matching on TCP port fields, because they only allow
ternary matching with a masking operator. Since TCAM cells
store one of three states [0, 1 and ‘X’ (don’t care)], a range has
to be expanded into a set of sub-prefixes, thereby requiring mul-
tiple entries. For example, the range of 1024-65535 has to be
expanded into 6 entries, as shown in Fig. 1. In the worst case,
the number of entries required to represent a range in a single
-bit field is . Furthermore, a range with two fields
may require as many as prefixes. So a typical Layer-4
rule with a range that includes 16-bit source and destination port
fields might have to be expanded into entries
in the worst case [7]. Indeed, utilization efficiency of conven-
tional TCAMs can be further eroded with an increasing number
of ranges in source and destination port fields used in real-world
databases [7]. Consequently, the expansion of TCAM entries
for range matching dissipates extra power and increases the die
area. Although the existing dynamic range encoding scheme
(DRES) [8] can significantly improve TCAM storage expansion
ratio for range matching, it requires extra bits and an external
DRAM or SRAM to support its complicated range-encoding
process. In addition, the storage efficiency of the TCAM using
DRES can be deteriorated with an increasing various ranges.
In this paper, we present a range-matching TCAM
(RM-TCAM) that includes a novel range-matching cell
1549-8328/$25.00 © 2009 IEEE
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Fig. 2. (a) Block diagram of the range-matching TCAM. (b) 64-bit match-line structure of each entry.
TABLE II
STORAGE EXPANSION RATIO UNDER REAL-WORLD RULE SETS [8] OF THE
PROPOSED RANGE-MATCHING TCAM COMPARED WITH A CONVENTIONAL
TCAM AND A TCAM USING DRES [8]
(RMC). The RM-TCAM can directly represent a range with
only one or two entries without any encoding process and
external devices, which can greatly improve storage efficiency
as well as reduce power consumption and die area. Table II
(refer to [8] and [9]) shows the relative storage expansion ratio,
defined as the number of rule entries divided by the number
of rules in a TCAM, of the RM-TCAM for three real-world
rule sets in [8]. On the average, the RM-TCAM can reduce
the storage expansion ratio from 4.21 to 1.01, compared with
a conventional TCAM. Moreover, the RM-TCAM is more
efficient than a TCAM using DRES which requires additional
bits for range encoding.
Range matching in a RM-TCAM is performed by an RMC
which incorporates a range comparator within each cell. The
proposed RMC can be implemented in two different ways,
known as static or dynamic match-line structures, depending
on their application. The RMC with static match-line structure
is suitable for a low-power operation while the RMC with
the dynamic match-line structure is more appropriate for a
high-speed operation.
We also present a dynamic match-line scheme suitable for
a dynamic RMC. Since the RMC has similar characteristics to
a NAND-type TCAM cell [10], the bit width of each memory
entry is limited by speed considerations. We propose a pre-dis-
charging match-line (PDML) scheme for a fast searching oper-
ation, which can easily be adapted to include a charge-recycling
driver so as to save more power.
In Section II, we describe the RM-TCAM architecture. In
Section III, we present the RMC and the PDML scheme. Sec-
tion IV details the charge recycling driver. Section V presents
comparative simulation results and storage efficiency. Finally,
Section VI summarizes the paper.
II. RM-TCAM ARCHITECTURE
The proposed RM-TCAM is composed of 48-bit typical
TCAM cells for longest prefix matching [11] and 16-bit RMCs
for range matching. In the following discussion, we focus
on storage-efficient range matching using the new RMC and
on the speed of operation achieved by the proposed PDML
architecture.
Fig. 2(a) is a block diagram that shows how our RM-TCAM
is composed of TCAM cells, RMCs, charge recycling drivers,
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Fig. 3. Simplified symbolic diagram of the RMC.
sense amplifiers, and a priority encoder which includes the
association logic. Each entry is divided into a ternary-matching
block (TMB) for longest prefix matching that is necessary in
searching IP address fields and a range-matching block (RMB)
which matches TCP port fields, as shown in Fig. 2(b). The
TMB is implemented with NAND-type TCAM cells to achieve
low power operation. However, when high speed operation is
preferred, it can alternatively be implemented with NOR-type
TCAM cells without any extra circuitry.
To save power, the RMB is enabled only when the TMB has
found a match. Since the IP address field which is stored in the
TMB has various values generally [1], this TMB and RMB con-
figuration has the advantage of saving power. When the range
rule includes two inequalities, for example {512 TCP port
1023}, the association logic combines two neighboring entries
to achieve a logical AND operation between the two inequali-
ties: in this case one entry expresses (512 TCP port) and the
other expresses (TCP port 1023) in this example. Such a com-
bination is indicated by setting the association control cell [ACC
in Fig. 2(b)]. Otherwise, entries are matched independently. A
VLD cell indicates the validity of the entry. If the entry is in-
valid, its match line is deactivated by holding the pre-charge
signal VPCG to ground. Each 16-bit RMC in the RMB has a
2-bit operator cell OC which indicates the type of operator to be
applied to the search-input data. In the next section, we will ex-
plain the operation of the RMC and the role of the OC in more
detail.
III. RANGE-MATCHING CELL (RMC)
A. Operation of the RMC
The proposed RMC is composed of an SRAM cell which
stores one bit of range data and a range comparator to match
the incoming search-input data, whereas a typical TCAM cell
has two SRAM cells which store a bit of data and a mask indi-
cating ‘X’ (don’t care).
Fig. 3 shows a simplified symbolic diagram of the RMC
which illustrates its operation and function. The
signals come from the OC, which is shared by all the RMCs
in the same entry. Although the additional OC, composed of
2-bit SRAM cells, is required to store the operation type in
the RM-TCAM, its impact on the cost of increased die area
is offset by the improved storage expansion ratio. Also, the
signals can easily be routed, because they do
Fig. 4. Example of range matching using the RMC. In this example, the search-
input data is 1010 (0xA) and the stored range data is 1100 (0xC).
Fig. 5. Range-check cell of an Extended TCAM [9].
TABLE III
MATCHING RESULTS OF THE RMC
not need to operate at high speed. Section V will describe
this aspect in detail. Depending on the logical operation that
is required, the signals are statically set to one
of three combinations: {1, 0}, {0, 1} or {0, 0}, which corre-
spond respectively to the “greater than or equal to (GE)”, “less
than or equal to (LE)” and “equal to (EQ)” operators. If a bit
of the stored range is equal to the corresponding bit of the
search-input data, then T1 is turned on regardless of the state of
the signals , thereby connecting the th node of
the match line, , to the preceding node, . This
operation is similar to that of a typical NAND-type TCAM cell.
Otherwise, T1 is turned off and T2 is turned on or off depending
on the range-matching result. When a bit of the search-input
data matches a range condition, T2 is turned on and is
connected to ground. Table III summarizes the matching results
for each case.
Fig. 4 shows examples of 4-bit range-matching, which should
help to explain the operation of the RMC. Range matching
is achieved by bit-to-bit comparison, processing from the
MSB to the LSB. Prior to evaluation, the node of the
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Fig. 6. (a) RMC with a dynamic match-line structure. (b) RMC with a static match-line structure.
RMC is precharged. When the search-input data is matched
with the stored range data, the output is discharged to
indicate a match in this example. Otherwise, remains
in its precharged state. For example, if the stored range data
is 1100 (0xC), the searched-input data is 1010 (0xA), and the
signals are {0, 1}, corresponding to the “less
than or equal to (LE)” operator, then the RMC corresponding
to the MSB connects its node to its node. The
second RMC discharges its node to indicate a match and
the results from its and nodes are overridden,
because T1 is turned off and T2 is turned on in the second
RMC. The matching result conforms to Table III. Fig. 4 shows
another example of the “greater than or equal to (GE)” operator.
In this case, remains in its precharged state to indicate
a mismatch. As these examples demonstrate, we can efficiently
represent a range by using the proposed RMC which conforms
to Table III.
B. Implementation of the RMC
The previously reported extended TCAM [9] uses a range-
check cell to reduce the impact of the expansion of TCAM en-
tries for range matching. As shown in Fig. 5, this range-check
cell is composed of SRAM cells and general CMOS logic gates.
Although the Extended TCAM can represent a range without an
encoding scheme, there are two implementation problems. First,
the range-check cell requires a large number of transistors, twice
as many as a typical TCAM cell. Second, range matching is too
slow, because the matching result must pass along a carry-ripple
structure consisting of CMOS gates.
The RMC is designed to avoid these problems. An RMC can
be implemented with a dynamic or a static [12] match-line struc-
ture, respectively, as shown in Fig. 6. The dynamic and static
match-line RMCs function in the same way, except that the
static match-line RMC pulls its match line up or down by itself.
In a dynamic match-line RMC, the is connected to the
by turning on transistor T1, when a bit of the stored
range (BSR in Fig. 6) equals the bit of the search input (SL).
Otherwise, the is discharged or remains in its precharged
state, depending on the matching result. For example, if the
BSR is 0, the SL is 1, and the {OP0, OP1} signals are {1, 0},
then T2 and T3 are turned on and T1 is turned off. This con-
nects to ground, indicating that the search-input bit SL
is greater than the BSR, which conforms to Table III. If the
signals are {0, 1} in this case, the remains
in precharged state, which means that the search-input bit SL
does not match the range condition corresponding to “less than
or equal to (LE).”
To improve noise immunity and increase the evaluation
speed, full CMOS pass gates are used in the static match-line
RMC. These CMOS pass gates allow a full voltage swing on
the internal node X, which makes it easier to stack RMCs in
series and to drive the internal inverter [inv1 in Fig. 6(b)]. Since
the static match-line structure does not require precharging
of the match line, it consumes less power than the dynamic
counterpart. However, the requirements for CMOS pass gates
and an inverter in the static match-line version break the cell
symmetry as well as increase the cell area. On the other hand, a
dynamic match-line RMC can be more symmetrical and smaller
than the static match-line RMC. However, a disadvantage of
the dynamic match-line RMC is the difficulty of stacking cells
without affecting the overall speed. Therefore, we now go on to
describe a novel match-line scheme, a development of the typ-
ical domino scheme, which improves the speed of the dynamic
match-line structure. This will be followed in Section V by a
comparison between the static and dynamic match-line RMC.
C. Pre-Discharging Match-Line (PDML) Scheme
In a typical dynamic match-line structure which uses
NAND-type TCAM cells, a search operation is divided into
two phases: precharge and evaluation. During the precharge
phase, all nodes are precharged by driving all
their complementary search lines (SL and SLb) to VDD in the
typical dynamic match-line scheme [1]. However, this increases
the power consumption of the search lines and degrades the
matching speed when the cells are stacked in a serial fashion
[10]. To resolve these problems, an AND-type match-line
scheme with a pseudo-footless clock-and-data precharged dy-
namic (PF-CDPD) gate has been introduced [13]. The internal
nodes and in Fig. 7(a) are precharged instead of all
, and the PF-CDPD does not require a search-line
transition to precharge the RML nodes. Therefore, search data
can be simultaneously driven during the precharge phase in the
PF-CDPD scheme, which allows increased matching speed and
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Fig. 7. Examples of range-matching in: (a) PF-CDPD, (b) domino, and (c) PDML match-line structures.
Fig. 8. Timing diagram of the search line. (a) Conventional method with
search-line transition for precharging. (b) PF-CDPD method without search-line
transition.
reduces the power consumption in the search lines by elimi-
nating the search-line transition, as shown in Fig. 8. However,
the PF-CDPD gates cannot be directly applied to a dynamic
match-line RMC, because they are only effective in exact or
ternary matching, in which they perform a logical AND at each
match-line node. Unlike exact or ternary matching, a range
matching is complete when the bit of the search-input data
closest to the MSB is found which satisfies the range condition.
Fig. 7 shows an example of the operation of each match-line
scheme with stacked RMCs, when the signals are
{0, 1}, corresponding to a “less than or equal to (LE)” opera-
tion. The PF-CDPD match-line scheme produces a false result
due to the characteristic of the RMCs, as shown in Fig. 7(a).
A domino match-line scheme gives correct results as shown in
Fig. 7(b), but it is too slow in a stacked configuration, because
the matching result has to pass through all the stacked NMOS
when all the search-input data and the stored range data are ex-
actly equal.
To speed up matching, we propose a pre-discharging
match-line (PDML) scheme with the structure shown in
Fig. 7(c). During the match-line precharge phase, the PCG
signal goes low and the search-input data is loaded into each
RMC at the same time. Then the internal node Si is precharged.
The transistor Ni prevents the node Si from connecting to the
ground through the range-matched RMC during the precharge
phase. During precharge phase, each RMCs evaluate the
search-input data with the stored range data. After precharge
phase, the PCG signal goes high and the matching result outputs
on the node OUT in Fig. 7(c).
When all the search-input data are equal to the stored data,
the evaluation result passes through the longest path. In the
PF-CDPD match-line scheme, each match-line node reaches
ground level in this case. This phenomenon, which has been
called the pseudo-ground effect [13], enables the PF-CDPD
match-line scheme to achieve a reduced discharging time and
faster matching, as shown in Fig. 9.
In order to take advantage of the PF-CDPD match-line
scheme, an additional NMOS transistor PN is attached in par-
allel to the bottom of the NMOS stack in the PDML match-line
scheme, as shown in Fig. 7(c). During the precharge phase, PN
is turned on by the signal PCGb which is the inverse of PCG.
If the search-input data is exactly equal to the stored range
data, all the RML nodes are discharged to the ground during
the precharge phase. By pre-discharging the RML nodes, the
matching speed can be reduced dramatically. The critical issue
of the PDML scheme is charge-sharing problem when the
RMCs are stacked in the PDML scheme. By following a design
procedure in [13], we can determine the maximal number of
stacked RMCs as 6 with the 0.13- m process.
Authorized licensed use limited to: Seoul National University. Downloaded on July 8, 2009 at 04:05 from IEEE Xplore.  Restrictions apply.
1226 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 56, NO. 6, JUNE 2009
Fig. 9. Match-case evaluation and calculated delays of the PF-CDPD, the Domino, and the PDML schemes.
To facilitate the analysis of the match-line schemes, our anal-
ysis is based on the model shown in Fig. 9, which is composed of
2 stages, each with RMCs and RMCs. The worst-case
evaluating time in the model occurs when all the stored data of
RMCs are matched with search-input data, regardless of range
operators. Since all the RML nodes, in the PF-CDPD scheme
and the PDML scheme, are discharged during precharge phase
in this case, the nodes are being pulled toward ground.
Therefore, this results in pseudo ground during precharge phase
[13]. In contrast, charge of each RML nodes is held in the second
stage of the Domino scheme, as shown in Fig. 9. The charge
degrades the evaluating speed due to discharging time of each
RML node. In this model, the stacked NMOS transistors are
sized with equal width. Therefore, the discharging-delay time
, , , and for evaluation can be easily calcu-





where equals the total capacitance at in Fig. 9 and C
is drain/source capacitance of the stacked NMOS transistors.
Since stacked NMOS transistors have reduced gate overdrive
with , their turn-on resistance is larger than that of tran-
sistor which is fully turned on. Therefore, the resistance of
TABLE IV
MATCHING DELAY CALCULATED FROM FIG. 9
stacked NMOS transistors is modeled as R while the resistance
of is modeled as . In this configuration, delay of the PDML
scheme is increased by as much as , compared with
the PF-CDPD scheme. Because the delay term of is small,
our PDML match-line scheme enhances the matching speed just
like the PF-CDPD scheme. When we compose M stages, first
stage with RMCs and others with RMCs, delays cal-
culated from this equation are given in Table IV.
Fig. 10 shows the post-layout simulated waveform for each
match-line scheme, consisting of 16-bit cells, in fully exact
matching and range matching. The PF-CDPD scheme is sim-
ulated with conventional TCAM cells for correct operation.
The 16-bit RMCs or TCAM cells are divided into 3 cascaded
stages, consisting of 6, 5 and 5 cells, respectively. In this case,
the evaluating times of the PF-CDPD scheme, the Domino
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Fig. 10. Post-layout simulated waveform for full exact matching and RM in the worst case.
TABLE V
SIMULATED MATCHING DELAY AND ENERGY
Although the PDML scheme is slower by com-
pared with the PF-CDPD scheme in this case, it is still a dra-
matic improvement compared with the Domino scheme. As a
different worst case, we can consider a range match case when
the LSB has a range match and the others have an exact match,
for example, a search-input data is 0xFFFF and a stored data
is 0xFFFE when the operator is GE. In this case, the calcu-
lated delay is not changed because the operation of dis-
charging is same with the case of exact match. However, the sim-
ulated results show that the range-match case is lagged because
the pseudo ground effect becomes weaker due to an increased
series resistance by the transistor T3 in Fig. 6(a). In addition, the
worst-case range matching more consumes power in the exact
match case. Nevertheless, the PDML scheme achieves a similar
matching speed as the PF-CDPD scheme, whereas the domino
scheme is much slower. However, the PDML scheme consumes
more power than the other types of match-line schemes. Table V
shows the measured worst-case matching delay and energy of
16-bit RMCs on a 256 64-bit macro, in case of exact and range
matching, respectively.
IV. CHARGE RECYCLING SEARCH-LINE DRIVER
Conventional TCAMs consume a lot of power in their highly
capacitive search lines, since they require precharging at every
lookup [16]. The pulsed NAND–NOR CAM (PNN-CAM)
[17] uses a charge-recycling driver with a replica entry which
controls the precharging timing and minimizes static power
consumption.
However, the PDML scheme with RMCs can be directly ap-
plied to the charge recycling driver without employing any extra
circuits, such as a replica entry [17]. The PDML match-line
Fig. 11. (a) Timing diagram of the charge-recycling driver and (b) Circuit dia-
gram of the charge-recycling driver.
scheme decouples match-line precharging from the setup of the
search-input data. During the precharge phase, the Ni in Fig. 7
is turned off by the PCG signal and the search-input data is
loaded into each cell by the charge-recycling driver. Only when
the search data changes, the charge-recycling driver draws cur-
rent from the supply after recycling, as shown in the timing di-
agram of Fig. 11(a). Assuming that the transition probability of
the search line is 0.5, the power consumption of the search lines
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TABLE VI
PERFORMANCE SUMMARIES OF DIFFERENT TCAM MACROS
is theoretically 50% of that of a non-precharged TCAM [16].
But the saving is actually reduced to 40% by the control over-
head of the driver. Fig. 11(b) shows the circuit diagram of the
charge recycling driver.
V. PERFORMANCE COMPARISONS
Previous works [18] and [8] report the average storage expan-
sion ratio of conventional TCAMs as 2.32 and 4.21 in real-world
routers, respectively. The RM-TCAM with RMC can improve
the storage expansion ratio of 1.01 for the rule sets of [8], as al-
ready set out in Table II.
To make a fair comparison in terms of the die area and power
consumption, we implement three types of TCAMs, including
our new design, using 0.13- process, as shown in Table VI.
All the TCAMs have a charge-recycling driver. To support
prefix matching and range matching, an entry of RM-TCAM
is composed of 48-bit NAND-TCAM cells and 16-bit RMCs.
The PF-CDPD TCAM with DRES has an additional 8-bit
TCAM cells, because it needs extra bits for range encoding.
The RM-TCAM is more efficient in die area and searching
speed than the PF-CDPD TCAM with DRES, although the
former uses more power for the same capacity, as shown in
Table VI. The improved storage expansion ratio allows more
favorable view of the power consumption. To see how the
improved effect of the storage expansion ratio affects in power
consumption and die area, we apply the implemented TCAMs
to the real-world rule sets in [8] and we measure the total
Fig. 12. A 256 64-bit layout of the proposed range-matching TCAM with
dynamic match-line RMC and charge recycling-driver.
energy consumption. In this case, the storage expansion ratio
can directly affect the search-line power consumption and the
required die area. For example, the PF-CDPD TCAM with
DRES requires 341 entries to support rule set A due to range
expansion. When only an entry is matched with search data and
340 entries are mismatched, the PF-CDPD TCAM consumes
-fJ/search energy with
531,401.3- m die area. However, the RM-TCAM can support
rule set A with 282 entries. Therefore, RM-TCAM consumes
-fJ/search energy with
383,510.2- die area. Since the increased number of entry
results in increasing power consumption in the search line and
expanded entry, the total power of the PF-CDPD TCAM using
DRES is increased, as shown in Table VII. The RM-TCAM can
increase the efficiency in terms of power consumption and die
area, on the average, by factors of 1.16 and 1.27 compared with
the PF-CDPD TCAM using DRES, respectively. In addition,
the RM-TCAM can directly store and update the rule sets
without any additional devices, whereas the DRES approach
uses an additional DRAM or SRAM for range encoding, and
requires a complicated update algorithm.
The RMB of the RM-TCAM can be implemented as a static
or dynamic RMC, depending whether low power consumption
or small area is more important. We performed post-layout sim-
ulations to compare these structures. To provide a fair compar-
ison, only a range-matching block, consisting of 256 16-bit en-
tries with RMCs, was evaluated. Table VIII shows the trade-off
in terms of energy, matching speed, and die area.
The dynamic RM-TCAM achieves 1.99-ns search times,
and its energy requirement is 80.48 fJ/entry/search in the range
matching case. Fig. 12 shows the layout of the 256 64-bit
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TABLE VII
PERFORMANCE COMPARIOSNS ON THE REAL-WORLD RULE SETS IN [8]
TABLE VIII
COMPARISONS BETWEEN STATIC AND AND DYNAMIC MATCH-LINE RMCS
RM-TCAM with its charge-recycling driver and dynamic
match-line RMCs.
VI. CONCLUSIONS
We have proposed a novel range-matching TCAM
(RM-TCAM) with a dynamic range-matching cell (RMC),
which provides range operators that allow the die area to be
reduced by factors of 3.90 and 1.27, on average, compared with
a PF-CDPD TCAM as a conventional method without range
encoding scheme and a PF-CDPD TCAM with DRES, respec-
tively. In addition, the RM-TCAM uses 3.57 and 1.16 less
power, on average, than a PF-CDPD TCAM and a PF-CDPD
TCAM with DRES, respectively. Furthermore, the RM-TCAM
requires no external devices, whereas the TCAM using DRES
uses an external DRAM or SRAM for range encoding. A novel
pre-discharging match-line (PDML) scheme has also been
proposed to increase the speed of operation. Combining this
scheme with a dynamic RMC the matching speed can be im-
proved by up to 17% as well as occupy a 25% less die area than
the static match-line scheme. A prototype RM-TCAM, con-
structed using RMCs and the PDML scheme, has been designed
as a 256 64-bit macro in a 0.13- m 1.2-V CMOS process.
The RM-TCAM achieves a 1.99-ns search time and its energy
consumption is 1.26 fJ/bit/search, with the range-matching
block achieving a 1.58-ns search time.
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